README 571 Bytes
Newer Older
Hellwig Geisse's avatar
Hellwig Geisse committed
1
2
3

Welcome to Oberon-V2!

Hellwig Geisse's avatar
Hellwig Geisse committed
4
5
6
7
8
This is a re-implementation of "Project Oberon", version 2, for
Niklaus Wirth's processor RISC5 (not to be confused with RISC-V).
The package also contains a RISC5 simulator and an implementation
of the processor and its peripherals in Verilog, ready to run on
an FPGA board (Terasic DE2-115).
Hellwig Geisse's avatar
Hellwig Geisse committed
9

Hellwig Geisse's avatar
Hellwig Geisse committed
10
11
12
13
14
Please consult the file STATUS in order to learn which parts of
the project have already been completed, and what remains to be
done.

If you have any questions, don't hesitate to contact me by email:
Hellwig Geisse's avatar
Hellwig Geisse committed
15

Hellwig Geisse's avatar
Hellwig Geisse committed
16
17
18
    hellwig.geisse@mni.thm.de

Have fun!
Hellwig Geisse's avatar
Hellwig Geisse committed
19
20
Hellwig